### CS1Q Computer Systems Lecture 1

### Prof. Chris Johnson

S141 Lilybank Gardens, Department of Computing Science, University of Glasgow, Scotland

Notes prepared by Dr Simon Gay

### Aims

- To understand computer systems at a deeper level: general education for life in a technological society.
- Foundation for further CS modules:
  - Computer Systems 2
  - Operating Systems 3
  - Networked Systems Architecture 3

CS1Q Computer Systems

- Computer Architecture 4

Lecture 1

2













### **Examples of Digital Devices**

- · Car speedometer with a digital display

- Digital radio, digital television











Information Representation:
Text

Fix the set of possible characters, decide on the appropriate number of bits, and assign a binary number to each character. Text is represented by a sequence of characters.

ASCII: the standard for many years. 128 characters, 7 bits each. Later extended to an 8 bit format to include accents and more symbols.

ASCII is biased towards the English language, and is being replaced by Unicode, a 16 bit format with 65536 characters.

Documents are often represented in formats which are not plain text. E.g. Microsoft Word files and PDF files contain formatting information, images, tables etc.

Lecture 1

CS1Q Computer Systems

Data Compression				
It is often useful to <i>compress</i> large data files. The book describes three kinds of compression:				
• keyword encoding • run length encoding				
<ul> <li>Hurrman encoding</li> <li>Another is Lempel-Ziv compression: similar to keyword encoding, bu all repeated strings become keywords.</li> </ul>				
These are all examples of <i>lossless</i> or <i>exact</i> compression: decompressing takes us back where we started.				
<i>Inexact</i> or <i>lossy</i> compression is often used for image and sound files: decompression does not result in exactly the original information, but this can be acceptable if the differences are too small to notice.				
Lecture 1 CS1Q Computer Systems 20				

Run Length Encoding Puzzle				
How does this sequence co	ontinue? 1			
*	11			
	21			
	1211			
	111221			
	312211			
	13112221			
Each line is a run length encoding of the line above. The increasing length of the lines illustrates the fact that run length encoding is not good at compressing data with many short runs.				
Lecture 1	CS1Q Computer Systems	21		









### **Image Formats**

The JPEG (Joint Photographic Experts Group) format uses the discrete cosine transformation to convert a bitmap into a representation based on combinations of waveforms. This gives lossy but adjustable compression. A JPEG image must be converted back into a bitmap in order to be displayed on screen or printed.

JPEG is designed for good compression of images with smooth colour variations - for example, many photographs. The inaccuracy of the compression tends to smooth things out even more. JPEG is not so good for images with sharp edges, such as line drawings.

26



### Information Representation: Sound

The raw digital representation of the sound must be stored in a suitable format. Two formats are important at the moment:

Audio CD: an exact encoding, suitable for recording onto compact disk.

MP3 (Moving Picture Experts Group, audio layer 3): uses lossy compression to significantly reduce the size of audio files. The information lost during compression corresponds to parts of the sound which would not be (very) noticeable to the human ear. Lossless compression (Huffman encoding) is then used for further shrinkage.

MP3 representation is about one tenth of the size of audio CD. Lecture 1 CS1Q Computer Systems

CS1Q Computer Systems Lecture 2

### **Binary Numbers**

We'll look at some details of the representation of numbers in binary. • unsigned integers (i.e. positive integers; this is probably revision)

- signed integers (i.e. positive and negative integers)
- fractions
- floating point numbers

It's important to understand the binary representation of unsigned and signed integers.

We won't be doing any work with floating point numbers, but it's interesting to see some of the complexities.

CS1Q Computer Systems

Lecture 2







### Converting Decimal to Binary Method 2 This method produces the binary digits from right to left.

It is method produces the binary digits from right to left. If the number is odd, enter 1 and subtract 1; if the number is even, enter 0. Divide the number by 2 and repeat.

Example: 237 128 64 32 16 8 4 2 1 1 1 1 0 1 1 0 1Check: 128+64+32+8+4+1 = 237. Leture 2 CSIQ Computer Systems 34









## Unsigned or Signed?Everything we have said so far applied to unsigned numbers: we are<br/>simply working with positive integers.If we want to work with both positive and negative integers then we<br/>need to be able to distinguish between them: we need signed numbers.We will now look at the representation of negative numbers in binary.















Example: 101.11101 2 = 11.8125 10Example: 101.11101 2 = 11.8125 10



Floating Point Numbers	1
A particular floating point format will use a fixed number of bits for t mantissa, a fixed number of bits for the exponent, and one extra bit to represent the sign (0 for positive, 1 for negative) of the overall number	ne ) er.
Example: let's use a 2 bit mantissa and a 3 bit exponent	
The 2 bit mantissa gives 4 possibilities: 00, 01, 10, 11 and we will interpret these as 0.00, 0.01, 0.10 and 0.11 (in binary), i.e. 0, 0.25, 0.5 and 0.75 (in decimal).	
The 3 bit exponent gives 8 possibilities and we will interpret these as $-4 \dots +3$ .	
Lecture 2 CS1Q Computer Systems 49	

				$2^{expo}$	nent					
mantissa	1/16	1/8	1/4	1/2	1	2	4	8		
0	0	0	0	0	0	0	0	0		
0.25	0.015625	0.03125	0.0625	0.125	0.25	0.5	1	2		
0.5	0.03125	0.0625	0.125	0.25	0.5	1	2	4		
0.75	0.046875	0.09375	0.01875	0.375	0.75	1.5	3	6		
<b>D</b> '					Points to note: • the 32 combinations only give 18 different values • the values are not evenly distributed					

### IEE Floating Point Format

The IEE floating point format avoids multiple representations, and represents some special values (NaN,  $\infty$ ) to help with error detection. The exponent is interpreted differently, and the interpretation of the mantissa depends on the value of the exponent. Here's how it would look with a 2 bit mantissa and 3 bit exponent.

		exponent						
mantissa	000	001	010	011	100	101	110	111
00	0	0.25	0.5	1	2	4	8	~
01	0.0625	0.3125	0.625	1.25	2.5	5	10	NaN
10	0.125	0.375	0.75	1.5	3	6	12	NaN
11	0.1875	0.4375	0.875	1.75	3.5	7	14	NaN
Lecture 2			CS1Q Con	nputer System	ns			51

Floating Point Numbers	
However many bits we use for the mantissa and exponent (IEE single precision: 23 and 8; IEE double precision: 52 and the following points are always true:	d 11)
Only a finite set of numbers is available, whereas in mathematical reality any range contains an infinite set of rea	al numbers.
A real number is represented by the nearest floating point nu usually this is only an approximation.	umber;
Floating point arithmetic does not correspond exactly to mathematical reality: numbers of different sizes do not mix E.g. in the IEE example, $12 + 0.25 = 12$ .	well.
Usually it is possible to be accurate enough for a given purp	ose, but:
Lecture 2 CS1Q Computer Systems	52











### The IT Machine A simplified CPU, whose design shares many features of modern real CPUs. We can understand its operation in detail, without getting bogged down in complexity. We have a software emulator, so we can run programs in the lab. We'll compare the IT machine with some real CPU designs later.

CS1Q Computer Systems

59

### Registers: The ITM's Variables

The ITM has 16 *registers*, which are like variables. Each register can store a 16 bit value. Their names are R0 - Rf.

(Register R0 always stores the value 0 and cannot be changed.)

LDVAL and ADD instructions allow basic calculations.









### Storing the program in memory, in the same way as data, is one of the most important ideas in computing. It allows great flexibility, and means that programs which manipulate programs (e.g. compilers) are conceptually no different from programs which manipulate data.



Reg	gisters	ALU	Memory Address Contents
Rf	-5		→ <u>0000</u> 2100
Re	3		0001 0005
Rd	0		0002 2200
Rc	0		0003 0003
Rb	-600	PC	0004 2400
Ra	1254	0000	0005 0002
R9	1	0000	0006 6514
R8	0		0007 3352
R7	0		0008 0000
R6	2	Instruction	0009 0000
R5	-56	ADVAL DI 40005	000a 0000
R4	134	LDVAL R1,\$0005	000b 0000
R4 R3	0		000c 0000
	2		0000 b000
R2 D1	-2		000e 0000
	-15		000f 0000
K0	0		
Lecture 2	3	CS1Q Computer Systems	67

### Assembly Language Programming It is rarely necessary to program in assembly ٠ language. Assembly language programs are produced by systematic (and automatic) translation of programs in high level languages (e.g. Ada). We will look at how some common high level constructs are translated. Compiler writers must understand assembly ٠ language. · CPUs are designed with compilers in mind. Lecture 3 CS1Q Computer Systems 68



	F	Exampl	e			
We can translate a fragment of code into assembly language:						
	x := y := z :=	= 5; = 3; = 2*x + y;				
Declare the labels x,	y, z, i	nitialising th	e variables to	0:		
	x y z	DATA DATA DATA	\$0000 \$0000 \$0000			
DATA is not a machine language instruction. It just tells the <i>assembler</i> (which translates assembly language to machine language to allocate space in memory.						
Lecture 3	С	S1Q Computer Syste	ms	71		

LDVAL       R6, \$0005         STORE       R6, $x[R0]$ LDVAL       R6, \$0003         STORE       R6, $y[R0]$ LOAD       R1, $x[R0]$ LOAD       R2, $y[R0]$ LDVAL       R4, \$0002         MUL       R5 R1 R4	e
STORE       R6, x[R0]         LDVAL       R6, \$0003         STORE       R6, y[R0]         LOAD       R1, x[R0]         LOAD       R2, y[R0]         LDVAL       R4, \$0002         MUL       R5 R1 R4	
LDVALR6, \$0003STORER6, $y[R0]$ LOADR1, $x[R0]$ LOADR2, $y[R0]$ LDVALR4, \$0002MULR5 R1 R4	
STORER6, y[R0]LOADR1, x[R0]LOADR2, y[R0]LDVALR4, \$0002MULR5 R1 R4	
LOADR1, x[R0] $R1 := x;$ LOADR2, y[R0] $R2 := y;$ LDVALR4, \$0002 $R5 := x*2;$	
LOAD $R2, y[R0]$ $R2 := y;$ LDVAL $R4, $0002$ $R5 R1 R4$ MULR5 R1 R4 $R5 := x*2;$	
LDVAL R4, \$0002 MUL B5 R1 R4 $R5 = x^22$	
MIII. R5 R1 R4 $\leftarrow$ R5 := x*2:	
ADD R3, R5, R2 + P3 - x*2	
STORE R3, $z[R0]$	
z := x*2+y; Lecture 3 CS10 Computer Systems 72	72

	A	Complet	e Program	
	LDVAL	R6, \$0005		
	STORE	R6, x[R0]		
	LDVAL	R6, \$0003		
	STORE	R6, y[R0]		
	LOAD	R1, x[R0]		
	LOAD	R2, y[R0]		
	LDVAL	R4, \$0002		
	MUL	R5, R1, R4		
	ADD	R3, R5, R2		
	STORE	R3, z[R0]		
	CALL	exit[R0]	stops executive	ition
х	DATA	\$0000		
у	DATA	\$0000		
z	DATA	\$0000		
Le	cture 3	CS1Q Compu	ter Systems	73



## <section-header><list-item><list-item><list-item><list-item><list-item><list-item>

### CS1Q Computer Systems Lecture 4







(	Comparison Ope	erators
compare equal	CMPEQ R1, R2, R3 any registers	if R2 = R3 then R1 := 1 else R1 := 0
compare less	CMPLT R1, R2, R3 any registers	if R2 < R3 then R1 := 1 else R1 := 0
compare greater	CMPGT R1, R2, R3 any registers	if R2 > R3 then R1 := 1 else R1 := 0
Lecture 4	CS1Q Computer Systems	80







### Translating to Assembly Language We will use register R1 for the variable *n*, and R2 for the variable *s*. s := 0; LDVAL R2, \$0000 while n > 0 loop loop LDVAL R3, \$0000 CMPGT s := s + n;R4, R1, R3 n := n - 1; JUMPF R4, end[R0] end loop; ADD R2, R2, R1 LDVAL R5, \$0001 SUB R1, R1, R5 JUMP loop[R0] end Lecture 4 CS1Q Computer Systems 84

С	Optimiza	ations		
A few simple techniques can make this code shorter and faster. We won't worry about optimization when writing code by hand, but a good compiler uses many optimization techniques.				
Register R0 alwa value 0 is needed	ays holds 0 an 1.	d can be used whe	enever the	
Instead of	LDVAL CMPGT	R3, \$0000 R4, R1, R3		
we can write	CMPGT	R4, R1, R0		
Lecture 4	CS1Q Computer	Systems	85	

In th subt inste	iis program, I racted from F ead of doing i	Optime R5 is just used to R1. We can just t in every iterati	izatio o hold the set R5 to ion of the	<b>INS</b> e value 1 so ti 1 at the begin loop.	hat it can be nning,
loop	LDVAL LDVAL CMPGT JUMPF ADD LDVAL SUB JUMP	R2, \$0000 R3, \$0000 R4, R1, R3 R4, end[R0] R2, R2, R1 R5, \$0001 R1, R1, R5 loop[R0]	loop end	LDVAL LDVAL CMPGT JUMPF ADD SUB JUMP	R2, \$0000 R5, \$0001 R4, R1, R0 R4, end[R0] R2, R2, R1 R1, R1, R5 loop[R0]
end This i	s called <i>code</i>	hoisting. Movin	ng code o	ut of a loop i	ncreases speed. 86

_		LDVAL	R2, \$0000
		STORE	R2, s[R0]
	loop	LOAD	R1, n[R0]
s := 0;		LDVAL	R3, \$0000
while $n > 0$ loop		CMPGT	R4, R1, R3
		JUMPF	R4, end[R0]
s = s + n,		LOAD	R1, n[R0]
n := n - 1;		LOAD	R2, s[R0]
end loop;		ADD	R2, R2, R1
1 /		STORE	R2, s[R0]
		LDVAL	R5, \$0001
		LOAD	R1, n[R0]
		SUB	R1, R1, R5
		STORE	R1, n[R0]
		JUMP	loop[R0]
	end		
	s	DATA	0000
	n	DATA	2222

(	Optimizations	
<ul> <li>Again there shorter or fa</li> </ul>	are ways of making this pr aster.	rogram
<ul> <li>The most of registers at then transfe</li> </ul>	ovious is to transfer s and <i>i</i> the beginning, do all the ca er the final values back to m	n into alculation, nemory.
<ul> <li>Working in r number are which varial memory.</li> <li>This require</li> </ul>	registers is faster, but only available. The compiler m oles to store in registers an es analysis of when register	a limited ust decide id which in rs can be
reused.		
Lecture 4	CS1Q Computer Systems	88

	Example	e: Multiplication			
The I could	The ITM has an instruction for multiplication, but if it didn't, we could easily write a program for it.				
To mu	ltiply a by b, leavin	ng the result in c: (assuming b is posi	tive)		
	c := 0; while b > 0 loop c := c + a; b := b - 1; end loop;				
Multi	plication is just rep	eated addition.			
Lecture	s 4	CS1Q Computer Systems	89		

			c := 0; while $b > 0$ loop	2
% Thi % R1	is is a comme = a, R2 = b, l LDVAL LDVAL	nt R3 = c, R4 = 1 R3, \$0000 % c := 0 R4, \$0001 % R4 := 1	b := b - end loop;	а, 1;
loop	CMPGT JUMPF ADD SUB JUMP	R5, R2, R0 % R5 := (b R5, end % if not(b > 0) R3, R3, R1 % c := c + æ R2, R2, R4 % b := b - 1 loop[R0] % go to top of	> 0) then exit loop t	
end				







Array and While Loop					
% R1 loop	= i, R2 = 10, LDVAL LDVAL CMPLT JUMPF STORE ADD JUMP	R3 = 1 R1, \$0000 R2, \$000a R3, \$0001 R4, R1, R2 R4, end[R0] R1, a[R1] R1, R1, R3 loop[R0]	% i := 0; % R2 := 10; % R3 := 1; % R4 := (i < 1 % if not (i < 1 % a[i] := i; % i := i + 1; % go to top of	<pre>i := 0; while i &lt; 10 loop</pre>	
end			Ŭ Î		
Le	cture 4	CS1Q Compu	iter Systems	94	



Largest Element of an Array				
% R1 =	= max, R2 = i,	R3 = -1, R4 = 1, R5 = a[i]	max := a[0]	;
loop	LDVAL LDVAL LOAD LDVAL LOAD	R3, \$ffff % R3 := -1 R4, \$0001 % R4 := 1 R1, a[R0] % max := a[0] R2, \$0001 % i := 1 R5, a[R2] % R5 := a[i]	i := 1; while a[i] < if th en i	> -1 loop [a[i] > max hen max := a[i]; nd if; := i + 1;
endif	CMPEQ JUMPT CMPGT JUMPF ADD ADD	R6, R5, R3 % R6 := (a[i] = -1) R6, end[R0] % if a[i] = -1 then R7, R5, R1 % R7 := (a[i] > max R7, endif[R0] % if a[i] <= max R1, R5, R0 % max := a[i] + 0 R2, R2, R4 % i := i + 1	end loop; exit loop :) then end if	
end	JUMP CALL	loop[R0] % go to top of while le	oop	
a	DATA DATA	\$0002 % values in array a \$0005		
Lect	DATA ure 4	\$ffff % indicates end of array CSIQ Computer Systems	a	96



### Instruction Formats

- Each assembly language instruction has a binary representation: either 1 or 2 16-bit words.
- The first word is structured as 4 fields of 4 bits each.
- The second word represents the value of a label (written *#label*) or a numerical value, if the instruction contains one.

CS1Q Computer Systems

98

Lecture 4

**Instruction Formats** LOAD Ru, label[Rv] LDVAL Ru, \$number 0 0 ADD Ru, Rv, Rw  $3 \mid \mathbf{u} \mid \mathbf{v} \mid \mathbf{w}$ SUB Ru, Rv, Rw arithmetic instructions have NEG Ru, Rv similar format 0 MUL Ru, Rv, Rw STORE Ru, label[Rv] This field identifies the instruction type ed fields are 0 These fields identify the registers used Same format Lecture 4 CS1Q Computer Systems 99

Instruction Formats					
CMPEQ Ru, Rv, Rw	8 u v w				
CMPLT Ru, Rv, Rw	9 u v w same format as				
CMPGT Ru, Rv, Rw	a u v w instructions				
JUMPT Ru, label[Rv]	b u v 0 #label				
JUMPF Ru, label[Rv]	c u v 0 #label				
JUMP label[Ru]	d u 0 0 #label				
CALL label[Ru]	e u 0 0 #label ←				
RETRN	f 0 0 0				
	Similar format to LOAD/STORE				
Lecture 4 C	S1Q Computer Systems 100				

I	Program Execution	n
At the heart of the	CPUs operation is a loop known	as the
fetch-decode-ex	ecute cycle or the fetch-execute cycle or the	ute cycle
FETCH: transfer a the PC (J	a word from memory (at the address program counter) into the CPU.	ess indicated by
DECODE: work of CPU n	but which instruction it is, and wh nust be used to execute it.	hich parts of the
EXECUTE: activation be according to the second seco	te the necessary parts of the CPU cessed again.	J. Memory might
Then the PC must	be updated: to point either to the	next instruction
in sequence, or to	the target address of a jump.	
Lecture 4	CS1Q Computer Systems	101

### A Bit of History

The first microprocessor was developed in the early 1970s, by Intel. Through the 1970s and 1980s, CPUs became more and more complex, along with developments in IC manufacturing technology.

By the late 1980s, instruction sets were enormously complex and therefore difficult to implement. But studies showed that most programs made little use of the more complex instructions, basically because it's hard for compilers to take advantage of special-purpose instructions.

This led to the development of RISC (reduced instruction set computer) CPUs, aiming to implement a small and simple instruction set very efficiently. The traditional designs were characterized as CISCs (complex instruction set computers).

CS1Q Computer Systems

Lecture 4

102

### The IT Machine vs. Real CPUs

The IT machine has many features typical of RISC designs:

- few instructions, following even fewer patterns
- regularity: all registers are interchangeable
- load/store architecture: the only instructions affecting memory are transfers to/from registers
- only one addressing mode: indexed addressing

In many ways the current Intel CPUs (Pentium x) are the culmination of the CISC approach, but they are becoming more RISC-like internally.

The problem of exploiting special-purpose instructions (e.g. MMX) in compiler-generated code still exists.

Lecture 4

CS1Q Computer Systems

103

### **CS1Q** Computer Systems Lecture 5

	Where	e we are		
Global com	puting: the Inte	ernet		
Networks and distributed computing				
Application on a single computer				
Opera	ating System			
Arc	chitecture †	Working upwards within the		
Dig	ital Logic	digital logic level, in order to understand architecture in mor	e detail	
Ele	ectronics			
1	Physics			
Lecture 5	CS1Q Con	nputer Systems	105	



<b>The Truth Table for AND</b> If we think of the binary values as <i>true</i> and <i>false</i> instead of 1 and 0 then AND has its ordinary meaning:					
x AND y is t	rue if x is true and y i	s true			
A truth table makes the m	eaning explicit:				
$\begin{array}{c ccc} x & y & x \text{ AND} \\ \hline f & f & f \\ f & t & f \\ t & f & f \\ t & t & t \end{array}$	y x 0 0 1 1	y x 0 1 0 1	x AND y 0 0 0 1		
<i>True/false</i> , <i>high/low</i> , 1/0 are all alternatives. We will usually stick to 1/0 in truth tables.					
Lecture 5	CS1Q Computer Systems			107	









What We Have DefinedWe have defined a function with three boolean (truth value)arguments (inputs) and a boolean result (output). Mathematically, wehavemajority: $B \times B \times B \to B$
if <i>B</i> is the set $\{0,1\}$ . The truth table (columns <i>x</i> , <i>y</i> , <i>z</i> , <i>r</i> ) shows the result (an element of <i>B</i> ) for each combination of inputs (each combination of inputs is an element of $B \times B \times B$ ).
The truth table defines a subset of $(B \times B \times B) \times B$ whose elements correspond to the rows: $((0,0,0),0)$ , $((0,0,1),0)$ , etc. It is a relation with attributes $B \times B \times B$ and $B$ .
For each element $(x,y,z)$ of $B \times B \times B$ the relation contains exactly one tuple whose input attributes match $(x,y,z)$ . This property is what makes it into a function. The output attribute of this tuple is the result <i>r</i> .

Lecture 5 CS1Q Computer Systems



### (AND or OR) and NOT

By using AND, OR and NOT in combination, it is possible to define any desired function on binary numbers. We will see how to do this in a few lectures' time.

Perhaps surprisingly, we only need NOT and just one of AND and OR.

Exercise: work out the truth table for the following circuit and check that it is equivalent to the OR function.



















	Algebraic N	otation	
Writing A generally	ND, OR, NOT etc. is long- use a more compact notatio	winded and tedious. V n:	Ve
	xy means x AND y		
	x + y means $x  OR  y$		
	$\overline{x}$ means NOT x		
	$x \oplus y$ means $x \operatorname{XOR} y$		
The operat represention	tions can be combined to for ng logic functions.	m algebraic expressio	ons
Lecture 6	CS1Q Computer Sys	stems	125

Examples of Algebraic Notation				
The majority voting function from the last lecture can be written xy + yz + zx				
The expres	ssion $x(y+z)$			
means	x  AND  (y  OR  z)			
The expres	ssion $x(\overline{y+z})$			
means	x AND NOT ( $y$ OR $z$ )	x y z z - D- D-		
and also	x AND ( $y$ NOR $z$ )	x y j j j - D -		
Lecture 6	CS1Q Computer Sy	Sacaras 126		





### Boolean Algebra

The algebraic properties of the logical operations were studied by George Boole (1815-1864). As a result we have *boolean algebra* and the datatype Boolean.

The laws of boolean algebra can be used to rewrite expressions involving the logical operations.

Negation is an involution	$\overline{\overline{x}} = x$	(1)	
No contradictions	$x\overline{x} = 0$	(2)	
AND is idempotent	xx = x	(3)	
Lecture 6	CS1Q Computer Systems		130

Laws	of	Bool	lean	A	lge	bra
<b></b>	<b>•</b> ••	200			-9-	014

Excluded middle	$x + \overline{x} = 1$	(4)	
OR is idempotent	x + x = x	(5)	
Zero law for AND	x0 = 0	(6)	
AND is commutative	xy = yx	(7)	
Unit law for AND	x1 = x	(8)	
OR is commutative	x + y = y + x	(9)	
Unit law for OR	x + 0 = x	(10)	
Distributive law	x(y+z) = xy + xz	(11)	
Lecture 6	CS1Q Computer Systems		131

Laws of Boolean Algebra		
One law for OR	x + 1 = 1	(12)
OR is associative	x + (y+z) = (x+y) + z	(13)
AND is associative	x(yz) = (xy)z	(14)
Distributive law	x + yz = (x + y)(x + z)	(15)
The associativity laws for the 3-input version we interpret <i>xyz</i> as <i>x</i> ( <i>y</i>	(13) and (14) justify writ s of AND and OR: it does z) or as $(xy)z$ .	ing xyz and $x+y+z$ sn't matter whether
The laws can be verified by thinking about the ordinary meanings of AND, OR and NOT, or by truth tables.		
Lecture 6	CS1Q Computer Systems	132



















# Description of the product of the pro

<b>Minterms and the Tru</b> Each minterm corresponds to one row of values (0 or 1) of the variables. The minterm corresponds to the row in which the negated variables have value 0 and the non-negated variables have value 1. The formula for <i>r</i> consists of the minterms corresponding to the truth table rows in which <i>r</i> = 1, ORed together.	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
$r = \overline{x}yz + x\overline{y}z + xy\overline{z} + xyz$ Lecture 6 CS1Q Computer Systems	143

Stru	cture of the C	ircuit
<ul> <li>Notice the to make ne to produce gate to pro</li> </ul>	structure of the circuit gated inputs available the required minterm duce the final output.	∷ NOT gates ∍, AND gates s, an OR
<ul> <li>In the same any function</li> </ul>	e way we can constru m.	ct a circuit for
• With <i>m</i> inp 1: <i>m</i> NO	uts, and <i>n</i> rows with o T, <i>n m</i> -input AND, 1 <i>n</i>	output value -input OR.
<ul> <li>This circuit majority vo say about 1</li> </ul>	is more complex thar ting circuit. We will ha this later.	n the original ave more to
Lecture 6	CS1Q Computer Systems	144

















### CS1Q Computer Systems Lecture 7









K	arnaugh Maps	
From the Karnaugh m OR-ing together the m which contain 1.	hap, we can write down a finite fraction of the second se	ormula for $r$ by the squares
This can be factorised	r = xy + xy as $r = (\overline{x} + x)y$	$\overline{x}  0  0  1$
and therefore simplified	r = $y$	
This is just what we d notice that the presence interpretation: there are both the $x$ and $\overline{x}$	id for the majority voting f e of $\overline{x} + x$ in the form the two adjacent 1s in the y of squares.	unction, but now ula has a visual column, covering
Lecture 7	CS1Q Computer Systems	159



Simplif	rication with K-N	Iaps
Each square in the K- rectangle (either horiz variables, either negat	map corresponds to a minterm. contal or vertical) corresponds t ed or non-negated.	Each 1 by 2 to one of the
Any collection of squa corresponds to a logic	ares and rectangles which cove al formula for the function def	r all the 1s, ined by the K-map.
By choosing a coverin possible (maybe over	ng in which the rectangles are a lapping), we obtain the simples	as large as st formula.
(What do we mean by "simplest"? We are trying to minimise the number of terms OR-ed together, and minimise the complexity of each term. This simplification process is often called <i>minimisation</i> .)		
Lecture 7	CS1Q Computer Systems	161



### K-Maps for 3 Variables

The Karnaugh map for a function of 3 variables consists of a grid of 8 squares. Here is the K-map for the majority voting function.



The 0s and 1s around the edges have been omitted. Remember that a negated label corresponds to 0 and a non-negated label to 1.

Notice that the negated ys appear in a different pattern from the negated zs. This means that again each square corresponds to one of the 8 minterms.

The three rectangles of 1s correspond to xy, yz and xz. OR-ing them together gives the simplified formula for majority voting: xy + yz + zx

Lecture 7

CS1Q Computer Systems

163



It must be the case that any two adjacent squares (including "wrapping round" from top to bottom) have labels which differ by negation of exactly one variable. There are several labelling schemes which have this property, but for safety you should memorise the labelling which is used in the lecture notes.

Lecture 7

CS1Q Computer Systems













































Larger decoders can be implemented in the same way. Here is a 3-8 decoder.





















The 2-1 multiples	The 2-1 Multiplexer are has 2 data inputs, 1 output, and a control input.
i data inputs it	MUX d output
Specification:	if $c = 0$ then $d = i0$ else $d = i1$ endif
Lecture 8	CSIQ Computer Systems 196



























CS1Q Computer Systems Lecture 9



### Designing an Adder

Here is the truth table for the single bit addition function. The bits being added are *x* and *y*. The carry input is *Cin*. The sum is *s* and the carry output is *Cout*.

CS1Q Computer Systems



Notice that the *Cout* and *s* columns, interpreted as a 2 bit binary number, are simply the sum of the *x*, *y* and *Cin* columns.

It turns out that *Cout* is the majority voting function from Lecture 5, and *s* is the parity function from Lecture 6.















Other Mathematical Operations There is a sequence of mathematical operations of increasing complexity: addition/subtraction multiplication division square root transcendental functions ( <i>log, sin, cos,</i> )  Where is the hardware/software boundary?		utions easing	Other Mathematical OperationsWe have seen that integer addition and subtraction are easy to implement in hardware.We have also seen that integer multiplication is easy to implement in software (e.g. in assembly language for the IT Machine). More complex mathematical operations can be implemented by more complex software.For simple CPUs (e.g. microprocessors of the late 1970s/early 1980s, such as the 6502 or Z80) this is a natural place for the hardware/software boundary.Modern microprocessors are more complex (e.g. Pentium 4 computes transcendental functions for 128 bit floating point in hardware).			
Lecture 9	CS1Q Computer Systems	225	Lecture 9	CS1Q Computer Systems	226	
Lecture 9	CS1Q Computer Systems	225	Lecture 9	CS1Q Computer Systems	226	





### Multiplication

Any calculation which can be done in a fixed number of steps can be converted into a circuit in a similar way. Such a circuit is faster than a software solution (but not instant). But the circuit may be large: for multiplication, the size of the circuit is proportional to the *square* of the word length.

Key point: there's a trade-off between execution time, and space (area on the CPU chip). With older manufacturing technologies, space was at a premium, therefore hardware operations stopped at addition. Nowadays, time is more significant.

In practice, a circuit for a complex operation such as division is more likely to be designed as a *state machine* - more details later.

Lecture 9

CS1Q Computer Systems

229

231

### CS1Q Computer Systems Lecture 10

### Combinational Circuits

All the circuits we have seen so far are *combinational*, meaning that the output depends only on the present inputs, not on any previous inputs. Combinational circuits have no memory, no state information.

Some circuits which we might want to build are obviously not combinational.

- A traffic light controller must remember which point in the sequence has been reached.
- A CPU must remember which instruction it has to execute next. (Also the contents of all the registers. The RAM is further state information if we consider the computer as a whole.)

Lecture 10

CS1Q Computer Systems

### Sequential CircuitsCircuits with memory are called sequential. Their general structure is<br/>shown by the following diagram.INPUTSINPUTSMEMORYCOMBINATIONAL<br/>LOGICOUTPUTSTo predict the behaviour of a sequential circuit, we need to know<br/>which state it is in, and how the next state and the outputs depend<br/>on the current state and the inputs.Abstract view: the finite state machine, a very important concept in CS.<br/>Leture 10CEQCOmputerSystems





### **Finite State Machines**

A finite state machine is sometimes called a finite state *automaton* (plural: *automata*), and often abbreviated to FSM or FSA.

An FSM is an abstract description or specification of a system with several possible states: for example, a sequential circuit.

There are many variations of the basic idea. We can consider unlabelled transitions (as in the previous examples); labelled transitions in which the labels are viewed as inputs; outputs, which can be associated with either states or transitions; distinguished states with particular meanings.

FSMs pop up all over Computing Science. In fact, every computer is a FSM, although it is often convenient to pretend that computers have unlimited memory and an infinite number of possible states.

Lecture 10

CS1Q Computer Systems



### Finite State Machines Example: web site. Any web site can be viewed as a finite state machine. Each state is a page, and each link is a transition to another state (page). Exercise: pick a web site and start to draw the transition diagram for the FSM which describes its structure. (Actually, many web sites contain dynamically generated pages which make it difficult to describe them as FSMs, but there is often an overall structure which can be thought of as an FSM.) This idea could help to answer questions like: Are all pages reachable? Is it easy to return to the home page?

Lecture 10

CS1Q Computer Systems

### Finite State Machines as Accepters

A particular kind of FSM *accepts* or *recognises* certain input sequences. Transitions are labelled with symbols from an *input alphabet*.

One state is the *initial* state and some states are *final* or *accepting* states. If a sequence of input symbols is fed into the FSM, causing transitions,

then the sequence is *accepted* if the last transition leads to a final state.



### Finite State Machines as Accepters

This is an important idea in Computing Science. Examples and applications occur in many places:

- searching for a particular string in a text file
- · recognising programming language keywords, in a compiler
- studying the power of formal models of computation (which sets of strings can be recognised by a FSM?)

For more information, consult any book with "formal languages" or "automata" in the title.

Lecture 10

CS1Q Computer Systems

239

237

### **Definition** The Mathematical Definition Mathematically, an accepting finite state machine of the kind we have is defined by the following. a finite set Q of *states* a finite set Q of *states* a finite set $\Sigma$ of symbols, called the *input alphabet* a function $\delta: Q \times \Sigma \rightarrow Q$ called the *transition function* a state $q_0 \in Q$ called the *initial state* a set $F \subseteq Q$ of *final states* (You are not expected to know this for the exam; but it is important to be familiar with the informal idea of a FSM.) Mathematical States

Synchronous Systems					
Sequential circuits are usually <i>synchronous</i> , which means that their behaviour is controlled by a clock. The clock is a signal which oscillates between 0 and 1.					
۱ ٥ —					
Once per clock cycle the circuit changes state. The inputs are read, their values are combined with the state information to produce outputs and a new state, and the state is updated.					
Typical microprocessors are synchronous. The clock speed (in MHz, now moved into GHz) is an often-quoted measure of the processor's performance, although it is not the only factor influencing overall execution speed. (1 MHz = 1 million cycles per second; 1GHz = 1 billion cycles per second.)					
Lecture 10	CS1Q Computer Systems	241			

### Asynchronous Systems

The alternative to a synchronous system is an *asynchronous* system. An asynchronous system has no clock; everything happens as quickly as possible. In principle, however rapidly the inputs change, the outputs will keep up; in practice there are physical limits on the speed.

Asynchronous systems are much more difficult to design, but they do have some advantages, such as low power consumption and low RF interference. Asynchronous microprocessors have been produced (e.g. the Amulet series from Manchester University) and are becoming of interest for application areas such as mobile telephones.

The design of asynchronous systems is an active research area. In this course we will only consider synchronous systems.

CS1Q Computer Systems

Lecture 10







### The Prime Number Machine

The first example is a circuit which outputs the sequence 2, 3, 5, 7, 11, 13 as 4 bit binary numbers. The circuit will be driven by a clock, so that each clock pulse causes the output to change to the next number in the sequence, returning to 2 after 13.

The sequence of outputs in binary is 0010, 0011, 0101, 0111, 1011, 1101

There are two possible approaches to the design, and we will look at them both.

Lecture 10

CS1Q Computer Systems

Definition of the output word in a 4 bit register. Use the output word



P	NM First Desi	gn			
The Reset input will set the stored value to 0000, but this is not one of the numbers in the sequence. Suppose we want Reset to make the output be 0010. A simple solution is to invert the Q1 output.					
This means that the s values for Q3,Q2,Q1 0000, 0001, 0111, 01	equence of ,Q0 is 01, 1001, 1111	Output not Q3 Q2 Q1 Q0 Clock Reset D3 D2 D1 D0			
Lecture 10	CS1Q Computer Systems	249			

**PNM** First Design All we need to do now is design a combinational circuit which inputs Q3,Q2,Q1,Q0 and outputs D3,D2,D1,D0 (these are the values which will be stored in the register at the next clock cycle). 3Q2Q100D3D2D11 0 0 0 0 0 0 0 0 0 0 0  $0 \ 0 \ 1$ 0 1 1 0 0 1 X X X X X X X X 0 0 1 0 0 0 X 1 Χ Х X Х 0 0 1 1 0 1 1 X Χ Х ХХ Х 0 0 Х 0 0 Х Х 0 0 0 1 1 Lecture 10 CS1Q Computer Systems 250





















Multiplier			End of Part One
Exercise (challer In contrast to the proportional to t of this circuit is However, the m A better solution s := 0; i := y while i > 0	nging): complete the design of this m combinational multiplication circuit he square of the number of bits in the proportional to the number of bits in ultiplication takes $y + 1$ clock cycles t would be based on the following ps ; t := x; lo	nultiplier circuit. t, whose size is e inputs, the size the inputs. to complete. eudocode:	On to second half of the notes.
	hen $s := s + t$ end if;		
if <i>odd</i> (i) tl i := i <i>div</i> 2 end while;	; t := t * 2;		

half of the notes ... omputer Systems 262